Searched scripts for "verilog"
|
Showing 1 to 20 of 40 results
|
Birdie |
utility |
9 |
658 |
A Vim plugin that facilitates Verilog netlist tracing. |
vim_hdl_trace |
utility |
0 |
288 |
similar verdi trace connect. |
verilog_smn.vim |
utility |
3 |
590 |
To display the module name and instance name when viewing verilog file |
Syntastic Checker for Verilog/SystemVeri |
syntax |
9 |
567 |
ModelSim verilog/SystemVerilog Syntastic Checker |
match-up |
utility |
47 |
2760 |
even better %, navigate & highlight matching word, modern matchit replacement |
verilog-instance.vim |
utility |
17 |
1013 |
Create SystemVerilog port instantiation from port declaration. |
verilog-support.vim |
utility |
26 |
2628 |
Verilog IDE -- Insert UVM & SystemVerilog code snippets, classes, comment, etc |
vtags |
utility |
326 |
9185 |
verdi like, verilog code signal trace and show topo script |
syntax for verilog 2001 |
syntax |
1 |
1859 |
set vim for verilog |
vim-tlv-mode |
syntax |
6 |
1604 |
Transaction-Level Verilog support for Vim |
verilog.vim |
indent |
39 |
4143 |
Automated indentation for Verilog and SystemVerilog |
vim-systemverilog |
ftplugin |
9 |
1543 |
system verilog indent, syntax, and ftdetect |
systemverilog.vim |
indent |
486 |
17138 |
Indent & syntax script for Verilog and SystemVerilog |
verilog_auto_testbench |
utility |
220 |
4324 |
auto generate testbench and component instance current design unit |
nextval |
utility |
44 |
3598 |
Inc-/decrement the current value (bool, int, numeric, hex) with one keystroke |
vlog_inst_gen |
utility |
187 |
4701 |
utility for verilog instance generation |
automatic for Verilog & RtlTree |
ftplugin |
145 |
10642 |
Automatic generator for Verilog HDL (upgraded) & RtlTree |
nsl.vim |
syntax |
0 |
980 |
VIM Syntax file for NSL hardware description language. |
align |
utility |
0 |
941 |
Align the right ends of statements together. |
hdl_plugin |
utility |
77 |
3976 |
Vhdl/Verilog fast instant and generate testbench file. |
prev | next |
Showing 1 to 20 of 40 results
|